Information contained on this page is provided by an independent third-party content provider. WorldNow and this Station make no warranties or representations in connection therewith. If you have any questions or comments about this page please contact email@example.com.
SOURCE Intilop, Inc.
The Complete 'Full TCP stack' pre-ported and verified on a Xilinx Virtex-7 FPGA with Intilop's 6th generation industry leader, delivers '77 nanosecond TCP processing times and 97% TCP throughput. Network Hardened, most reliable, mature and most widely adapted worldwide over the last 5 years.
MILPITAS, Calif., July 17, 2014 /PRNewswire/ -- Intilop, Inc. a pioneer, most respected and recognized leader in providing Ultra-Low latency and Hyper Performance Complex Networking Protocol Accelerators, Mega IP Cores, Systems and Solutions, has released a 16K concurrent-TCP-session Hardware Accelerator Verified on a Virtex®-7 FPGA VC707 Evaluation Kit This deployment ready with pre-ported and verified 10G TCP Accelerator (TCP Full Offload Engines) that implement from 2 to 16 Thousand Simultaneous TCP Connections, unlimited continuous connections and Bandwidth of more than 1.1 Gigabyte/sec per port regardless of number of simultaneous or active TCP Sessions. In addition, it delivers the same hyper performance with same ultra-low latency and Zero Jitter, irrespective of number of active connections. It has also been verified to send and receive payload sizes from 1 – 1460 bytes across all 16K simultaneous connections.
This deployment-ready, pre-verified solution provides networking OEMs an Ultra-low-latency, Hyper-performance Networking protocol Accelerator for all networking equipment segments that have to process TCP Protocol. Now clients can do it at line rate which is orders of magnitude faster than processing in TCP software stack, irrespective of whether the stack is running on host CPU or a CPU on a plugged in NIC.
Specifically, they are targeted towards the next generation of Cloud Computing, Data Center, Network Security, Telecomm and all other Hyper Performance Network Computing server appliances in government and private enterprise system applications.
The FPGA platform offers an 'Out of the box' working TCP hardware stacks with unprecedented functionality, ultra small core size, high performance and flexibility. The Full TCP core runs without any CPU involvement through all stages of TCP transactions, including connection set up, data transfer, tcp-retries and connection tear down. The TCP connections maintain the same high throughput and low latency/processing times regardless of number of simultaneous connections in progress. It also implements Full ARP protocol hardware which makes a truly full TCP accelerator that runs without any involvement from the host or local CPU/software. This is a vast difference compared with other leading TCP Accelerators on various NICs that implement partial TCP Offloads and suffer major performance degradation when handling just 10-20 simultaneous TCP Sessions, not to speak of thousands of simultaneous TCP connections. The unprecedented TCP throughput of more than 97% for large and small size payload data transfers on a 10G network, which is 8 – 50 x higher as compared to TCP/IP software which is the de-facto standard.
In addition, the whole SOC subsystem containing PHY & EMAC & TOE which only takes up less than 12K Slices/26K LUTs and 4MB BRAM, It also integrates a DDR-III interface. The architectural innovation allows it to automatically switch to DDR when running thousands of TCP sessions. Customers can also use the DDR-III for their use as well. They will be able to utilize smaller and less expensive FPGAs or ASIC technology to get all of the benefits of TCP hardware acceleration. A complete FPGA board/development Kit is delivered with pretested TOE subsystem which allows customers to start using it right away. A 'Super simple' user interface allows customers to also integrate their value add logic in a very short time. It is expected to hasten the adaption of this technology in the vast array of next generation network connected devices.
Their previous 5 generations of Full TCP Accelerators provide up to 256 Simultaneous TCP Connections and have also been available on the same and many other FPGA boards/platforms.
As a pioneer, Intilop was the first company to deliver a series of Full TCP Offload Engines on FPGAs in 2009. Their sub 100 ns latency MAC+TOE&UOE are considered a 'Gold Standard' by the industry experts.
The latency barrier of 100 nanoseconds and throughput of more than 1 G byte/s per port had been set by them since their first 10G Series of TCP engines in 2011. And, now the same performance metrics are provided across all 16 Thousand Simultaneous TCP Sessions. A live demo is available upon request.
The highly deterministic performance, reliable and proven ultra-low latency, coupled with customizability offered by the 10G TOE is being effectively applied to gain wire-speed competitive edge by all Networking Equipment makers.
Customers now have a larger variety of cutting edge TCP offload products to choose from, when they want to move up in the nanosecond league from the microsecond league. By utilizing the full benefits of pivotal 10G TOE technologies they can confidently exceed their challenging network performance objectives.
The TOE's Patent pending architecture is highly scalable, customizable and adaptable without compromising the low latency and performance. Intilop's product-line solutions are available in flexible FPGA/ASIC/SoC technologies which can easily accommodate diverse set of Networking System Design specifications.
About the Xilinx Alliance Program. www.xilinx.com
The Xilinx Alliance Program is a worldwide ecosystem of qualified companies collaborating with Xilinx to further the development of All Programmable technologies. Leveraging open platforms and standards, Xilinx has built this ecosystem to meet customer needs and is committed to its long-term success. Comprised of IP providers, EDA vendors, embedded software providers, system integrators, and hardware suppliers, Alliance members help accelerate design productivity while minimizing risk.
Information about the Xilinx Virtex-7 FPGA VC 707 Development Evaluation Kit, visit www.xilinx.com/vc707.
Intilop is a developer, provider, a recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
Pricing and product info contact: firstname.lastname@example.org
Intilop Corporation. 830 N Hillview Drive. Milpitas, CA 95035. PH: 408-791-6700
©2012 PR Newswire. All Rights Reserved.